Abstract-Digital multipliers are a major source power dissipation in digital signal processors. Array architecture is a popular technique to implement these multipliers due to its regular compact structure. High power dissipation in these structures is mainly due to the switching of a large number of gates during multiplication. In addition, much power is also dissipated due to a large number of spurious transitions on internal nodes. Timing analysis of a full adder, which is a basic building block in array multipliers, has resulted in a different array connection pattern that reduces power dissipation due to the spurious transition activity. Furthermore, this connection pattern also improves the multiplier throughput. This array pattern is based on creating a compact tiled structure, wherein the shape of a tile represents the delay through that tile. That is, a compact structure created using these tiles is nothing but a structure with high throughput. Such a temporal tiling technique can also be applied to other digital circuits. Based on our simulation studies, a temporally tiled array multiplier achieves 50% and 35% improvements in delay and power dissipation compared to a conventional array multiplier. Improvement in delay can be traded for power using voltage reduction techniques.
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I. INTRODUCTION
T HE multiplier circuit is a core component of most of the present day digital signal processors (DSP's). Study of power dissipation in DSP's indicate that multipliers are one of the most power hungry components on these chips. The array multiplier is one of the most popular architectures due to its simple and regular interconnect. However, recent research on signal transition activity indicated that array multipliers have an architectural disadvantage [1] . This is mainly due to nonuniform path delays in the structure, which results in multiple signal transitions on internal nodes before they settle to a final value. These multiple transitions are spurious or redundant and, consequently, dissipate unnecessary power. In fact, in a recent study of an array multiplier, almost 50% of the power was shown to be due to these spurious transitions [2] .
In the past, improvements in power of array multipliers have been obtained as a result of bottom-up analysis. Given an array topology, the characteristics of the constituents or its structure can be modified to yield lower power dissipation. Spurious transitions can be reduced by equalizing path delays from inputs to outputs using latches and/or self-timed circuit techniques using replicated circuit blocks, as proposed by Lemonds et al. [2] . Use of inverters instead of replication of the blocks was also shown to be useful by Ko et al. [3] . Further improvements can be made by judiciously increasing delay of sub blocks, i.e., delay balancing by adding new elements as demonstrated by Sakuta et al. [4] . All of these methods relied on providing signals just when they were needed in order to avoid unnecessary transitions. This was achieved by introducing additional logic, i.e., an area and power penalty. Lerouge et al. [5] proposed a method for improving the speed of array multipliers by equalizing delays among the carry and sum paths. This was done by rearranging array multiplier cells into three groups, which worked in parallel to produce the sum outputs almost at the same time as carry outputs.
In this paper, we invert the process. That is, instead of delay balancing by modifying components or by introducing delay elements, we use the existing components with delay imbalances and create an overall delay-balanced structure. We start by analyzing an efficient full adder that can be used to constitute a multiplier and derive an array topology for the multiplier that reduces waits between signals at various intermediate stages. The resulting structure is also an arrayed design. Since the interconnect structure of this multiplier skips rows, we call this a "leapfrog" multiplier.
II. ADDER ANALYSIS
The array multiplier consists of Booth elements, which sum a previous partial sum with a term derived from the multiplicand based on two bits of the multiplier. The Booth element in turn consists of a multiplexor and a full adder. In this section, we will look at the adder in some detail.
We chose the two stage adder configuration consisting of two exclusive-OR (XOR) or exclusive-NOR (XNOR) gates and a multiplexor since it can be realized compactly. proposed multiplier. Similarly, the Booth's encoder designed for this multiplier consists of a multiplexor, an NAND, and an XOR. The Booth's encoder height should match the pitch of the adder in order to create a compact array multiplier. For the sake of completeness, the complete array element (Booth element) along with the corresponding row-end radix 4 Booth's encoder circuit are depicted in Fig. 2 .
The full-adder circuit in an array multiplier is used as a (3, 2) counter or a carry-save adder and as mentioned is often constructed with XOR/XNOR circuit. Unlike the NAND-and NOR-type circuits, inversion of either the input or the output is accomplished with minimal impact on speed or area. We chose a pair of adders to realize the adder chain. The first adder accepts , , and as inputs and produces and as outputs. The second adder, on the other hand, produces and with , , and as inputs. As shown in Fig. 1, inputs and produce a partial sum, which is then combined with the carry signal to produce . The partial sum also produces of required polarity by controlling a multiplexor, which chooses carry in or one of the inputs. Alternating the polarity of the carry allows elimination of an extra inverter required in between two stages, thus increasing the throughput of each stage. Proper arrangement of the Booth element in the array then allows a fast path to the output due to the elimination of extra inverting stages.
A layout for the above-mentioned full adder was constructed using 0.6-m CMOS technology. In order to determine delays from the three inputs to the two outputs, the adder layout was simulated using SPICE at a supply voltage of 2.5 V under nominal conditions. Layout of the full adder was done using a gate-array base-cell with output drivers having 9.6-m/0.6-m pMOSFET and 8-m/0.6-m nMOSFET. Simulations were conducted under lightly loaded conditions (i.e., output load of one full adder) since, in an array multiplier, each adder cell drives only one adder cell at its output. Input capacitance of the adder cell is approximately 40 fF. The local interconnection nature of array multipliers limits additional interconnect capacitance to less than 10 fF. Simulation results indicated that if the inputs arrived at the same time, the worst-case delay from the and inputs to was 950 ps. The worst-case delay from to was roughly half that of the delay (i.e., approximately 423 ps). Considering the fact that the worst-case delay from to is about half of that from and to (delay in Fig. 1 ), if we delay the arrival of by the same amount (i.e., ) then and will be available at the same time. This fact will be exploited in Section III to construct a high performance low power array multiplier. In order to determine the correct interconnection pattern, we created a temporal tile, which graphically represents the difference in delays. This tile is represented by the L-shaped dotted polygon in Figs. 1 and  2 , where the vertical dimensions represent different worst-case delays. This tile can be used to create temporally compact (i.e., small delay) interconnect pattern.
III. LEAPFROG ARRAY MULTIPLIER
First, briefly consider the performance issues in a conventional array multiplier. Fig. 3 depicts a 5 5 size partial array of a conventional array multiplier. In this structure, the carry signals flow along the diagonals shown by dashed arrows, whereas the sum signals flow vertically, as shown by bold arrows. Since, the and signals from row feed into row , it takes ns for the outputs to be available at row 5. That is, for an -bit multiplier, there is a delay of through the array. Now, consider the fastest path(s) through the array shown in Fig. 3 . These are the paths formed by the flow of carry signals, i.e., paths shown by dashed diagonals. Since to delay in the adder is , these paths then have a delay of (or ). These fast diagonal paths can be constructed using the temporal tile representation, as shown in Fig. 4 . This figure shows the five diagonals for the 5 5 size partial array. The five diagonals are constructed by abutting the L-shaped polygons for minimum propagation delay along the diagonals. Now consider the delay minimization for the sum paths (i.e., the vertical arrows in Fig. 3 ) by considering the column containing cell number 13. In order to perform correct multiplication, the sum for this column should be available at the output of cell 21. Hence, the order in which the intermediate sums of this columns are added is not important. Based on this fact, cell 13 can receive its input from any of the cells in its vertical column. From temporal tiling in Fig. 4 , it can be seen that the time step at the input of cell 13 coincides with the outputs of cells 1-5. However, since cell 5 is the only one from the same vertical column as cell 13, cell 5 can feed its output to cell 13. The same approach can be followed to determine the interconnect structure for the remaining cells based on the temporal tiling diagram in Fig. 4 .
A detailed diagram of the proposed multiplier is given in Fig. 5 . Consider the two signals labeled and entering the top row cells 5 and 3 of this array at the same time. The slow sum output (bold line) from cell 5 is provided an extra lead time by allowing it to skip a row and reach input of cell 13. The fast carry output (dotted line) from cell 3, on the other hand, propagates through cell 8 and is available at the input of cell 13 at the same time as input . Thus, the diagonal signal arrives at input after a delay of , which is the same as that for the vertical flow arriving at input of cell 13. We call this a "leapfrog multiplier" since the sum output from row skips the next row of adders to the adder input in row . A detailed diagram, including the initial and final stages, is depicted in Fig. 6 . The first row of initial stages just consists of Booth's encoder circuit, whereas the second row has a Booth element and a half adder instead of a full adder. In comparison, in a Booth-encoded conventional array multiplier, the initial stage consists of a multiplexor followed by a half adder. The intermediate stages comprise of the leapfrog array similar to a conventional array multiplier. The final stage of the leapfrog array multiplier is slightly more complicated than the conventional array multiplier. It is comprised of one row of carry-save adders and the final carry propagate adder. However, the combination of a less complex initial stage and a more complex final stage results in the leapfrog array 16 bit leapfrog array, and conventional array multipliers were compared. All elements needed for a complete multiplication operation using these two multipliers were included in the evaluation. Layouts of these multipliers were done using a 0.6-m CMOS technology, and SPICE decks were extracted with the parasitics. SPICE simulations were conducted using uniformly distributed random input test vectors with a supply voltage of 2.5 V under Table I . It can be seen that the proposed leapfrog array multiplier is almost twice as fast as the conventional array multiplier. Furthermore, the conventional multiplier dissipates about 1.5 times more power than the leapfrog multiplier. The lower power dissipation is a direct result of reducing spurious transitions due to the inherently delay equalized structure of the leapfrog multiplier.
V. CONCLUSIONS
A bottom-up temporal tiling approach has been proposed and used to derive a new architecture for an array multiplier. The proposed tiling approach to timing is a powerful tool to visualize delays in large two-dimensional circuits. It can be employed to improve performance of other structures where delays of basic building blocks can be represented using temporal tiles and improvements can be achieved by appropriate compaction of these tiles, as demonstrated in the leapfrog array multiplier. Its use at a higher level is currently being explored.
The new leapfrog multiplier architecture addresses equalized delay by modifying interconnect patterns, thus eliminating need for additional circuits, which, in turn, cost area, power, and speed. Substantial improvement in throughput and power reduction are achieved at the cost of some additional metal use. The additional speed can be traded for lower power by reducing supply voltage.
While maintaining advantages of compactness and regularity of conventional array multiplier, the proposed structure is 50% faster and dissipates 35% lower power, but uses slightly higher amounts of metal. However, metal usage is uniform across a silicon area unlike more irregular structures such as the Wallace tree multiplier. The proposed tiling technique can be applied to the Wallace and Dada tree multipliers, which are inherently faster and more balanced compared to array multipliers. However, the gain in performance is expected to be minimal.
